Introduction
HfO 2 gate dielectrics are considered to be the most promising high-k dielectrics to meet the future ULSI application, due to its high dielectric constant and excellent thermal stability [1] [2] [3] . Besides, as MOS devices continue to be scaled down, the low supply voltage is desirable to minimize the power consumption. Dynamic threshold voltage (DT) MOSFET has been extensively studied [4] , being attractive for lower power supply voltage applications. In addition, the CESL stressor [5] [6] has been used to improve mobility in CMOS technology. However, the combination of DT and CESL nMOS with high-k in CMOS technology has yet to be proposed. In this work, the mechanism and reliability of DT-CESL-HfO 2 nMOSFETs were deeply investigated.
Device Preparation
A 0.35-μm process was used with local-oxidation-of-silicon (LOCOS) isolation. After standard RCA cleaning, the HfO 2 thin film with 1.6 nm (CET) was deposited on Si wafer. Then, α-Si (deposition at 550 o C,) of thickness 50 nm was deposited in order to get the local tensile strain n-channel [6] , and the final poly-gate thickness was 150 nm. After the S/D formation, a low pressure chemical vapor deposition (LPCVD) 50 nm silicon nitride (CESL) was directly deposited on the transistor at 780 o C and followed by a 200 nm PE-SiO 2 deposition. After contact alignment, the PE-oxide and SiN layer on the S/D regions were etched in the same system. After these processes, a four-level metallization (Ti-TiN-Al-TiN) was carried out in the PVD system for the contact. Figure 1 shows the schematic diagram of DT-CESL-nMOS transistor with HfO 2 gate dielectric. As shown in Fig. 1 , the poly-Si gate is directly connected to the p-well region. Figure 2 shows the I D -V D characteristics of the CESL strained HfO 2 nMOSFETs at normal and DT biasing, where the device channel length and width were 0.5 and 10 μm, respectively. The drain current of DT mode showed 133% increase over the normal mode for the CESL-device at V D = V G = V B = 0.7 V, as shown in Fig. 2 . This large increase can be attributed to the body bias effect. For the DT mode, the device is in on-state. On the contrary, the device with normal operation is operated in depletion region. Figure 3 demonstrated the transconductance (g m ) of CESL-devices with different channel length, at DT and normal biasing, respectively. The g m under DT mode is larger than that under the normal mode. The enhancement of g m , compared to the normal operation mode, was increased, with channel length decreasing as shown in this figure. A roughly 138 % increase can be observed for the 0.35μm CESL-device at DT biasing, by comparison with the normal mode. On the other hand, the increase of g m was only about 40 % for the 1μm CESL-device. These results imply that the increase of electron mobility is different in different channel length for the DT-CESL-MOS with HfO 2 gate dielectrics. In addition, this performance enhancement of the DT-CESL-nMOS can be speculated to the inversion charge density increase at DT biasing, as shown in Fig.  4 . These increased charges become more effective in device performance enhancement due to higher mobility resulted from tensile strain channel. Therefore, more inversion charges with higher mobility can easily contribute to the driving current enhancement. Figure 5 shows the I D -V G characteristics of as-deposited and CESL devices at DT biasing. The subthreshold swing is close to "ideal" value (60 mv/dec.) for DT-CESL-nMOS. About 86% driving current increase can be also observed for the DT-CESL-nMOS, as indicated in Fig. 6 .
Results and Discussion
To understand the reliability of DT-CESL-nMOS transistor, Fig.  7 shows the DT-hot carrier (HC) immunity. Both the Vth shift and driving current degradation under HC-stress (V D = V G = V B =0.7V) can be observed for the DT-CESL-nMOS transistor. However, this reliability degradation is resulted from large inversion charge density and higher mobility, as discussed before. The above discussion implies that the strained-device can enhance the effective mobility. As a result, the large impact ionization rate can be observed in CESL-devices. Besides, the increased charge density in drain side has higher temperature in DT-CESL device due to local tensile strain, as shown in Fig. 8 . The hot electron density of CESL-device increase in drain side is also responsible to the reliability degradation. The simulated result in this work can totally explain how the DT-HC immunity degrades in DT-CESL device. Figure 9 shows the temperature dependence of DT I D -V G transfer characteristics in (a) as-deposited and (b) CESL HfO 2 nMOSFETs. The obvious temperature dependence can be observed for the conventional HfO 2 nMOSFET ( Fig. 9(a) ), including Vth decrease and I off increase. This result means that DT operation is easily affected by high temperature. However, less temperature dependence of I D -V G transfer characteristics can be observed for the DT-CESL device ( Fig.  9(b) ). Generally speaking, charge trapping phenomenon becomes obviously in high temperature, resulting in device performance degradation and instability. Therefore, the instability of DT operation is also affected by the charge trapping, especially in elevated temperature. In order to discuss this phenomenon more detail, the PBTI characteristics under elevated temperatures were measured, as shown in Fig. 10 . The V TH shifts increase with increasing temperature for all samples. In addition, the V TH shifts of CESL-devices are almost the same at room temperature and 50 o C after 1000s PBTI stress. However, the V TH shifts increase a lot at high temperature (60 o C) for CESL-device, suggesting that the CESL-device has deep electron trap. On the contrary, the as-deposited one shows obvious temperature dependence for V TH shifts during PBTI stress. These results indicated that the nitrogen incorporation effectively passivated the HfO 2 dielectric vacancies, resulting in a deeper trapping cross section and a lower concentration of generated traps [5] . To further investigate the effective charge trapping level of as-deposited and CESL-HfO 2 gate dielectrics, the Frenkel-Poole (F-P) conduction fitting is performed, as shown in Fig. 11 . The extracted trap energy (Φ B ) under substrate injection of the CESL-device is 0.81 eV from the conduction band of HfO 2 , while that of the as-deposited sample is about 0.75 eV. Inset figure exhibits F-P gate leakage current under inversion mode for all samples. Figure 12 demonstrates charge trapping mechanisms for (a) as-deposited (0.75 eV), and (b) CESL HfO 2 nMOSFET (> 0.8 eV), respectively. This physical model can explain why the DT operation instability can be improved for the CESL-device.
Conclusion
For the first time, novel DT-CESL-nMOS transistor with HfO 2 dielectrics has been successfully demonstrated in this work. The performance can be much enhanced for the DT-CESL-nMOS with high-k gate dielectric, including 135 % g m increase, "close-to-ideal" subthreshold swing and 86% driving current enhancement. Nevertheless, the reliability mechanism of high-k DT-CESL-nMOS has also deeply investigated. These results provide a valuable guideline for future 22 nm and beyond CMOS device designs with high-k and strain engineering in lower power supply voltage applications. Reference [4] A. Yagishita, et al., IEEE Trans. Electron Devices, vol. 49, p.422, 2002 [5] W. C. Wu, et al., IEEE Electron Device Lett., vol. 29, p.1340 , 2008 T. Y. Lu, et al., IEEE Electron Device Lett., vol. 26, p.267, 2005 
, extracted from inversion F-P currents (inset figure) of all samples. 
